Abstract -In this paper we discuss the design of a low-voltage (lSV), continuous-time, biquadratic CMOS filter based on Dynamic Gate Biasing (DGB). We begin by discussing the filter's structure and its tuning mechanism. The filter uses transconductance-C cells and implements low-pass, bandpass and highpass transfer functions. The transconductances are tuned using the gate voltages of MOSFETs operating in the triode region. We review the principle of DGB, and discuss the design of the charge pump based on the filter's performance and tunability requirements. Circuit details of the filter elements and the charge pump are presented along with SPICE simulation results of the overall filter.
I. INTRODUCTION
Programmable filters in modern hearing aids perform a variety of functions including ambient noise rejection, equalization to compensate for particular hearing deficiencies, and the suppression of ringing that can arise from acoustic feedback. Low power dissipation is essential in maximizing battery life. A primary method of reducing power is to reduce the supply voltage. Low voltage operation around 1.5V is particularly attractive because it reduces power consumption and allows operation from a single battery.
In practice, designing filters capable of low-voltage operation is a challenge. In some designs, an on-chip charge pump is used to generate a second supply voltage with which to power the circuits. Unfortunately, lowvoltage integrated charge pumps exhibit poor power efficiency [ I] . Dynamic gate biasing [2] is an experimental approach to low-voltage analog circuits. In this scheme the charge pumps are not used to power circuits. Instead, they are used to provide a stable bias voltage to the gates of MOSFETs. Since the gates of MOSFETs draw no current, a charge pump used in this manner ideally supplies no power, and so power efficiency is no longer an issue. As such, DGB is a potential approach to developing reduced power filters for hearing aids. In this paper we discuss the design of a tunable, continuous-time, biquadratic (i.e., second-order) CMOS filter based on DGB. We discuss the filter's structure and means of tuning using MOSFETs dynamically biased in the triode region. We present SPICE simulations of the filter's performance for a 0.35 p m CMOS technology.
FILTER DESIGN
There are many techniques for implementing analog filters in CMOS, such as active-RC, switched-capacitor and transconductance-C (gm-C) structures. Of these techniques, g,-C based filters are often preferred for low-voltage design because of their superior low-distortion performance[ 31.
A general second-order, fully differential filter using g, -C elements is shown in Fig. 1 [4] . The transconductor cell [5] used by the filter is shown in Fig. 2 . The current through Q1 and Q2 is set to a constant value of I,. This results in a dc bias current of 11-12 through Q3 and Q4 which is consequently mirrored to Qs and Qg. Since a constant current of 12 is forced through Q1 and Q2, the individual gate-source voltages of these transistors remain fixed. Any differential voltage appearing at the p-channel inputs will also appear as a drain-to-source voltage across triode transistor Q7. A current i , , will flow through Q7 and be mirrored to the drains of Qs and Qg. For small differential inputs, this current is given by i o I = (V,+-V;J ' 8,,,7 where
Fig. 2 A CMOS transconductor cell (VDD=~ SV)
The output resistance of this basic transconductance cell can be increased by augmenting the lengths of transistors Qs and Qg and operating these devices in their active regions. A large output resistance is necessary in order to realize integrators for the filter structure. Furthermore, these fully-differential g,-C cells are used in a feedback configuration and therefore require commonmode feedback (CMFB) circuitry . For the filter simulations, the CMFB circuit was implemented functionally. A possible circuit implementation based on the use of switched-capacitor circuits is shown in Fig. 3 In this equation wo is the center frequency and Q is the quality factor which indicates the selectivity of the filter. These are the two basic parameters that describe the performance of a second-order filter. Equating the coefficients in Eq. (3) and Eq. (4) we have
In order to gauge the tuning range of the filter it is helpful to derive the sensitivity of oo and Q from Eq. (5) 
Similarly, where V C f f f = VKnr -V I , and V g , f is the effective gate-tosource voltage of the triode transistor in transconductance cell g,,i. It can be seen from Eq. (7) that the tuning range of this filter is determined by the range of the gate-tosource bias voltages applied to the triode transistors in transconductor elements 1 and 2. From Eq. (8) it is obvious that the maximum spread in the Q-factor is also dependent on the range of the gate-to-source bias voltages for the triode transistors. If these gate-to-source control voltages are limited, then the tunability of the filter is severely restricted.
Other filter parameters such as gain range, are also sensitive to the range of the triode transistor control voltages. For instance, the gain of a low-pass filter is given by
The sensitivity of the gain is thus, (9) which means that a wide variation in gain amplitude is only possible for a broad control voltage range. A similar result holds for the center frequency gain of a bandpass filter.
The sensitivity equations presented above clearly show that it is desirable to have a large and variable control voltage available for biasing the gates of the triode transistors. A greater control voltage range permits a larger Veff and reduces the nonlinear behavior of the triode transistors. Good linearity, along with a broad tuning range is highly desirable in many hearing aid applications where great flexibility is needed in the programmability of the frequency response of the filter. For a low-voltage filter design, this requirement poses a great challenge.
If an n-channel transistor is used for Q7 as in Fig. 2 , the minimum control voltage, Vc, required to turn on the transistor is where Vicm is the input common-mode voltage level. Assuming / V I P ( = VI, = 0.75V this requires a gate voltage that exceeds the 1.5V supply. What is required then, is an efficient solution to increase the dynamic performance of the filter. The solution is provided by dynamic gate biasing which is presented next.
DYNAMIC GATE BIASING
In Dynamic Gate Biasing (DGB), charge pump circuits are used for the stable biasing of MOSFET gates. There are many voltage doubler and multiplier circuits, but not all are suitable for low-voltage operation. Most of the traditional multiplier techniques used in nonvolatile memory circuits such as the Dickson charge pump [8] are extremely inefficient at low supply voltages because they suffer from a forward-bias diode voltage drop and are prone to large ripples at the output.
Another class of multiplier designs more suitable for low-voltage operation are those based on switched-capacitor techniques [9] . A high-efficiency CMOS voltage doubler with good accuracy is presented in [l] . This design is simple and power efficient and was chosen to demonstrate the principle of dynamic gate biasing.
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Fig. 4 Proposed bias voltage doubler
The proposed bias voltage doubler circuit [ 2 ] is shown in Fig. 4 . The circuit is a voltage doubler with two unique characteristics. First, the doubler has a separate input, Vi,, because the bias voltage to be doubled is different from the supply. Second, the doubler can accept input levels that lie near the threshold voltage. This ability is important in low-voltage applications where the bias voltages are often only slightly higher than the device threshold voltage. The lowest voltage charge pump reported to date requires a supply voltage at least 0.W above the threshold [ 103.
To overcome this limitation, the standard charge pump must be redesigned to take advantage of the full supply voltage when driving switches. The voltage doubler consists of three tightly-coupled charge pumps. The innermost charge pump uses devices MI and M2 to generate level-shifted clock signals with the full supply swing. These clock signals are used to drive the outermost charge pump that performs the actual doubling of the bias voltage using devices M3 and M,. The clock signals and cD2";,, have a reduced voltage swing that is equal to the input voltage. The final charge pump uses devices M5 and M6 to generate full-swing clock signals, but here the low level is shifted to VswL that is optimized for driving the PMOS output switches M7 and M,. The full-swing clock signals and a2 are generated from an integrated, non-overlapping, two-phase clock generator [I 1 ] that is shown in Fig. 5 .
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Fig. 5 Non-overlapping clock generator
The use of this voltage doubler easily allows for dynamic gate biasing of MOSFETs in the triode region. Since the load consists of the gate capacitances of the transistors, no steady state current is drawn from the voltage doubler, and ideally no output ripple is generated. In practice, some ripple is generated through parasitic current leakage, charge injection and clock feedthrough. Such nonidealities can be minimized by setting the clock frequency of the voltage doubler beyond the frequency range of hearing (i.e., 20kHz). Still, the output voltage is quite accurate and controllable over a large enough range (VDD to 2vDD) to permit good linearity and broad tuning. If the filter application demands even more tunability, then the voltage doubler can readily be converted into a general purpose multiplier.
It is worth noting from Fig. 1 that five voltage doublers would be needed for maximum programmability of the second order filter. In order to save die area, it may be desirable to use fewer doublers to set multiple control voltages at the cost of reducing the degrees of freedom in the filter implementation.
IV. SIMULATIONS
The continuous-time filter was simulated with HSPICE, using the models for a 0.351.1 m CMOS technology. A tunable low-pass filter for a programmable hearing aid application was simulated and shown in Fig. 6 . Vgsl and Vgs2 according to Eq. (7) and simultaneously adjusting the other control voltages such that SQ = 0 and SG,, = 0. This latter restriction ensures that the gain and Q-factor selectivity remain the same over the swept frequency range. This is often a desirable property in a programmable hearing aid used for low frequency gain compensation [12] . If more flexibility is needed in the frequency response of the filter, then the filter gain and selectivity can be varied according to Eq.(8) and Eq.( 10). A noise analysis simulation for the low-pass filter with a3dB frequency of 3.21kHz showed that the signal-tonoise ratio was better than 70dB.
Simulations of low-pass, bandpass and high-pass filter responses are shown in Fig. 7 . The center frequency and Q-factor selectivity were varied by adjusting the control voltages while maintaining unity gain. These filter characteristics are useful for accommodating a wide range of hearing deficiencies.
The performance of the voltage doubler circuit was simulated separately and shown in Fig. 8 . The simulation used an input voltage of 1.5V and a small output load capacitance of 1 .O pF to speed up the transient response.
The circuit exhibited hardly any undershoot and reached steady statc quickly due to the reduced switch resistance afforded by the dedicated charge pump driving the output switches. Load currents during start-up and tuning were also observed as expected [13] . In this paper we discussed the principle of dynamic gate biasing, an experimental approach to low-voltage / lowpower analog circuit design. We described how this technique could be used to extend the linearity and useful tuning range of a second order continuous time filter for hearing aid applications. As analog designers look for new ways to meet the challenge of reduced supply voltages, dynamic gate biasing has the potential to establish itself as a general technique for realizing low-voltage analog circuits.
